Links
cabling setup
taking the data
History:

udc page

---

cabling setup (to the mocks)

• bottom fiber xcvr pola (as labeled upstairs)
• top fiber xcvf  polb  (as labeled upstairs)
• polA,B power differences
• at output of fiber transceivers:
• 2270 Mhz:    polA 6db less power than polB
• 8600 Mhz :   polA 4.6 db less power than polB
  
• sband (direct to mocks, no udc)
  
• polA (bottom xcvr) ->
• amp ->
• (miniCirc zx60-43+s)
  
•  mixer  ->
• mini circuits zx05c60mh + s
• lo 2595 Mhz, 8dbm (2270 ->325)
• attn val? ->
• filter 550-50 hipass filter ->
• amp ->
• minicircuits zx60-43 +s
• splitter ->
• unused output terminated
• attn val ? (maybe 10db) -->
• cable to mock polA
• Sband (through udc)
  
• polB (top xcver) ->
• udc polB input ->
• lo1 5735.5 .. mixes 2270 Mz -> 1820 if1
  
• udc atten .. about 8db
• udc polB output 1500-2000 vlbi output ->
• attn 17db ->
• mixer ->
• mini circuits zx05c60mh + s
• lo 2145  13 dbm .. mixes 1820 to 325 Mhz for mocks
• attn 10db
• to stop standing waves on cable to mocks
• PolA (bottom xcvr) ->
• udc polA input
• lo1 5735.5 .. mixes 2270 Mz -> 1820 if1
  
• udc atten .. about 8db
• attn  13 db -> this is 4db for xb. sb :polA fiber has 6db less power than polB )
• maybe this compensation should be done in the udc, and not here..
• mixer ->
• mini circuits zx05c60mh + s
• lo 2145  13 dbm .. mixes 1820 to 325 Mhz for mocks
• attn 10db
• xband
• polB (top xcver) ->
• udc polB input ->
• lo1 7320 .. mixes 8600 Mz -> 1820 if1
  
• udc atten .. about 8db
• udc polB output 1500-2000 vlbi output ->
• attn 17db ->
• mixer ->
• mini circuits zx05c60mh + s
• lo 2145  13 dbm .. mixes 1820 to 325 Mhz for mocks
• attn 10db
• to stop standing waves on cable to mocks
• PolA (bottom xcvr) ->
• udc polA input
• lo1 7320 .. mixes 8600 Mz -> 1820 if1
  
• udc atten .. about 8db
• attn  13 db ->  (polA fiber has 4db less power than polB )
• maybe this compensation should be done in the udc, and not here..
• mixer ->
• mini circuits zx05c60mh + s
• lo 2145  13 dbm .. mixes 1820 to 325 Mhz for mocks
• attn 10db

---

Taking data

• go to vncviewer on galfas2
• Basedir /share/megs/phil/svn/aosoft/p12m/
  
• monitor program:
• Test/p12mMonGet .. to display current status
• Mock spectrometer
• ssh pdevs0  as phil
• cd ./p12m/scripts
• If you want to rebuild the config files (with different params.. edit, execute setup.sc)
• starting mock:
• runinfo .. checks that external clock
• runstat .. check adc values.. only using the first i,q  set (probably polA)
  
• runit nbufs     where nbufs is number of secs to run
• You should start the mock before you start running cross...
• Tcl to control pointing
• go to galfas2  vncviewer window
• go to basdir/chkout
• Starting tcl..:
  
• tclsh
• source ../scripts/p12mctrl.tcl
• Connecting to 12meter.. (just do once.. connect stays open till closed or tcl exit)
  
• p12mopen
• Create scratch window for cut and pasting into tcl window
• on galfas2 vncviewer window, open a  window
• cd basdir/chkout
• copy last yymmdd.pro file to current name  
  
• edit file
• change data for logfile to current date, also source name, ncrosses, etc
• Sources:
  
• basedir/12msrc.cat  12msrc.times (rise,set lst)
  
• srclist will list the source file.. has
  
• name ra,dec (j)  S_l(jy)  s_s(jy)  s_c(Jy)  s_x(jy)   size   
  
• taking data:
• cut and paste lines in scratch file down to before logline before cross
• May want to move to the source first
• then start mocks running with runit nsecs  in pdevs0 window (see above)
• about 138 secs/cross..maybe 99999 to loop and then ctrl-c when done...
  
• then execute the cross line for the number of strips you want in tcl window
• use rise set times (and current lst) to figure out how long before set).
• Monitoring with idl:
• strip chart recorder... on galfas2 vncviewer window
• idl71
• @masinit
• edit scratch file.. idl code.. put in current date
• uses a mask file.. may need to make  a new one if rfi has changed..
• cmpmask is in basedir/model/pro/cmpmask.pro
• then save in .sav file
  
• monitor spectra
• idl71, @masinit
• look at idl code at bottom..
  

---

Notes

• freq setups:
  
• sband: kludged setup
  
• 1st lo 2595.. maps 2270Mhz to 325 with 1st if flipped
  
• 2ndlo 325 .. maps  2270   to dc  .. The band center is 2270 and is flipped
•  UDC
• lo equation:
• mix up to 22500 - IF1 with a programmable lo, then mix down to IF1 with fixed 22500 LO.
  
• If1Cfr=22500. - (lo1*4 - rfFreq) and not flipped.
• lo1=(22500. + (rfFreq -If1Cfr))/4.
• synth has .1 Mhz resolution. After multiplying by 4, the lo1 has .4 Mhz resolution.
• It is always a high side lo
• there is a fixed lo at 22500. that then mixed down to your first IF. It is also a high side lo
• So the 1st IF is not flipped.
• programmable synth: 5750 to 8250Mhz.
  
• When sending data to the mocks:
• take output of udc and mix to 325 with srs and external mixer
  
• a 325Mhz lo2 at the mocks then mixes to baseband.. the final band is flipped.
• 22aug16
• setup so the mixing to 325 Mhz uses the same srs  lo freq for sband and xband
• this requires a move in the xband cfr by 2Mhz to end at same IF1 as sband.
  
• xband, sband udc synth values for mock mixing: ..
  

• rfFreq 12m	udc range	if1Freq	lo1	if2	lo2 ext mix	Notes
  pre aug16
  2270	1.5-2.0	1820	5737.5	325	2145	udc min freq 5750... can't use this lo
  8600			7320.0			final band is flipped
  aug16 ->
  2270	1.0->1.5	1250	5880	325	1575	bands flipped
  8602			7463

  
  
• lo levels: 18feb16.
  
• mock lo 1db, clock -2dbm. Checked by looked at what standard mock is using
• dana's schematic has lo=-3dbm .. 4db low since the 1db signal gets split ...
  
• Computers:
• tdevs1: (was pdevs0). attached to switch and mock box.
• synths's  also connected to switch.